In this paper, we propose a simplified model for easy estimation of design parameters and quick analysis of fast pulsed inductive adder modulators. Analytical method is used to deduct the simplified circuit model. This model offers an easy way to understand the behavior of the inductive-adder modulator circuits and provides designers a helpful tool to estimate critical parameters such as pulse rise time, system impedance, number of adder stages, etc. Computer simulations demonstrate that parameter estimation based on simplified circuit model is fairly accurate as compared to original circuit. Further more, this approach can be used in early stage of system development to assist the feasibility study of the project and to aid geometry selection and parameter selection of critical components.
INTRODUCTION

THE demonstration of ARM-II (Advanced Radiography
Machine) solid-state modulator at Lawrence Livermore National Laboratory in 1998 opened a new era in pulsed power modulator technology [1] [2] [3] . This modulator was based on inductive voltage adder (IVA) topology. Other systems built on the same principle such as DARHT-II (Dual Axis Radiographic Hydrotest Facility Axis-II) kicker modulator and the prototype AHF (Advanced Hydrotest Facility) kicker modulator further revealed the amazing capabilities of this new technology. Scientists and engineers elsewhere are eager to try to expand this modulator topology to other applications.
However, there is very little literature to help people to understand the parameter range and feasibilities of induction adder modulator in design and development process. In the course of building a solid-state induction adder modulator, we frequently encountered inquiries of achievable parameters of multi-stack modulator. Primary inquires are voltage or current amplitude, pulse rise time and fall time, pulse duration range, pulse repetition rate, and ability to generate arbitrary pulse waveforms.
Research and development of high voltage inductive voltage adder modulator can be costly and time consuming. It is hence critical to establish a simplified model to help researcher better estimate achievable parameters and aid selection of components and geometry. This can effectively reduce the number of costly design iterations, shorten the development cycle, and offer end users or customers a clearer range of development options.
In [4] and [5] , a single cell circuit model of inductive voltage adder was given as in Figure 1 . Where, SW is the main switch, C S is the capacitance of energy storage capacitor, R is the parallel resistor, L K is core leakage inductance, L P is primary core inductance, and L 1 and C 1 are the distributed inductance and capacitance of stalk per stack section length. A multi-stack adder [4] based on this single cell model is presented in Figure 2 . It is a high order complex ladder circuit. In this paper, we shall show steps to simplify the circuit and provide formulas for parameter estimation. 
MODEL SIMPLIFICATION
We start our analysis from the single cell model. Considering the model in Figure 1 , when the main switch SW is closed its state space description can be shown as in Figure 3 . In the literature, the output impedance has been treated as the stalk impedance [4] , [5] . This condition is true, if transformer primary inductance and leakage inductance are negligible. However, in fast pulse circuit they have to be considered in the design. [4] showed an interesting case of output mismatch to stalk impedance. To analyze output impedance, we use zero-state analysis.
Let us define Z 1 to be the impedance of storage capacitor C S in parallel of R, and Z 2 to be the summation of Z 1 and leakage inductance L K . Then, we have the following equations 
If we define Z 3 as the impedance of Z 2 in parallel with primary inductance L P , we have 
Further, if Z 4 is defined as the summation of Z 3 and sectional stalk inductance L 1 , we can deduct it as
Let us consider following factors. The capacitance of storage capacitor has to be large in order to keep voltage constant and be able to provide high-repetition-rate pulse in burst mode without recharge. The frequency spectrum of the pulse is usually in the high frequency band for pulsed power or pulsed RF applications. The impedance of capacitor C S at the high frequency range is much smaller than the parallel resistor R, i.e. R S C S << ) /( 1 , and hence R can be ignored. Therefore, we have the following approximation
Redraw the single cell circuit model in Figure 3 with resistor R eliminated, it becomes the circuit shown in 
Another fact is that the leakage inductance has to be very low comparing to the primary inductance for an efficiently coupled core design. Therefore, if 
The circuit in Figure 4 is reduced to the one shown in Figure 5 .
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MAIN PARAMETERS ESTIMATION
In this section, we derive main parameters of inductive voltage adder from the simplified transmission impedance model. The important parameters include output impedance, pulse transmission or propagation time, and pulse rise time.
The output impedance of inductive voltage adder based on the circuit model of Figure 6 is given by
(11) This result shows that the circuit output impedance is larger than the stalk impedance due to the contribution of the leakage inductance. In order to minimize pulse reflections, the output cable and load shall match to the circuit output impedance Z rather then the stalk impedance.
The transmission delay time per stack is simply the propagation time of each transmission line section. It is given by
The output pulse is generated by slightly discharging large storage capacitors of stacks. Each stack cell has a natural resonant frequency of
Here C 1 and L 1 are stalk capacitance and inductance. They serve as transmission line elements during pulse propagation. Note that, the energy is stored in C S , not in C 1 . Unlike a PFN (Pulse Forming Network) circuit, the energy storage capacitor C S is not involved in impedance or transmission time calculation in simplified model. What matters here is the stalk section capacitance C 1 .
Since we derived the simplified transmission impedance model from zero-state analysis, it represents the transmission property of the inductive voltage adder. The significance of this model is the revelation of the circuit transmission impedance in terms of stalk parameters and adder transformer parameters.
In our subsequent papers, we will give detailed proofs of estimation formulas of pulse rise time, pulse width, output voltage, etc., where we will have to involve a set of definitions, notations, illustrative presentations, and mathematical formulas beyond zero-state analysis. Since this paper is focused on industrial application design tool, we only introduce some simple results which can be explained by physical process of inductive voltage adder without lengthy theoretical proof. As supplements to our discussion, we will give some simulation examples to demonstrate our results and principles of inductive voltage adder in a more intuitive manner.
There are two basic configurations of inductive voltage adder. A single-ended inductive adder [4] has a matched impedance load at one end and a short at the other end, as shown in Figure 7 . A double-ended inductive adder has matched impedance loads at both ends. Input pulses generated at each stack are coupled into the inductive voltage adder along the length of stalk. For doubleended adder with matched loads at both ends, pulses produced by each stack will travel to both directions. The middle of the transmission network will act as a virtual short and pulses will be reflected and then terminated at either stalk ends. Since inductive adder stacks are distributed along the length of stalk, pulses from different stacks will reach outputs with different transmission delay times. When pulses add up at either output, the minimum pulse rise time will be determined by the longest travel time from any input to any output. Obviously, the longest travel time is caused by ones from either ends that have to travel to the middle then back to their original ends that are twice of halfway delay time. Therefore, in this situation, the minimum pulse rise time is equal to the one-way delay time of the inductive voltage adder transmission network shown in the model. Hence, the minimum pulse rise time at either output of a double-ended inductive voltage adder with N identical stacks can be estimated by
For a single-ended inductive voltage adder, pulses of each stack coupled into it will flow in both directions. Pulses travel down to the impedance matched output without reflection; pulses travel to the shorted end will be reflected and have to travel entire length of the inductive adder to the opposite end with the matched impedance output. All pulses from adder stacks will add up at output with staggering delays that constitutes the minimum pulse rise time of inductive voltage adder output. In the case of singleended adders, the minimum pulse rise time is two-way delay time of the transmission network shown in the model. Therefore, a single-ended inductive adder will have an estimated minimum pulse rise time of
The minimum pulse rise time of inductive adder output is proportional to the number of adder stacks.
Another 
In case of double-ended inductive voltage adder, the maximum output voltage V Dload of either ends is
The stack voltage is usually constrained by the available components voltage ratings. Presently, this is limited by the switching voltage in most solid state modulators.
In conclusion, we see that inductive voltage adder differs from PFN in a number of ways. First, PFN pulse rise time is independent of number of sections in general, but the inductive voltage adder pulse rise time is dependent and proportional to the number of adder stacks. Secondly, PFN output voltage is independent of the number of L-C sections, but the inductive adder output voltage is dependent and proportional to the number of adder stacks. In addition, PFN output pulse length is dependent and proportional to the number of L-C sections, but the inductive adder pulse length is independent of the number of adder stacks. The output pulse length of inductive adder is controlled by switch on duration.
The center stalk unit capacitance and inductance can be easily calculated by applying coaxial transmission line equations. They are determined by the geometric parameters such as stack outer cylinder diameter, center rod diameter, and insulation dielectric constant.
The adder transformer primary inductance and core leakage inductance can be measured or simulated with selected material, geometry, and packaging options. The design tradeoffs, such as impedance verses pulse rise time, impedance verses magnetic material volume, and voltage hold-off verses dielectric constant and impedance, can be evaluated and compared by applying above equations. In our own effort of inductive voltage adder development, we use actual components values, measurement of the sample stack parameters, and parameter estimation method presented above to evaluate options of high voltage stalk design.
Parameter estimation methods shown here are simple and straightforward. They can be quickly calculated for engineering estimation. In next section, we will illustrate them by example.
EXAMPLE OF OUTPUT IMPEDANCE ESTIMATION
To demonstrate the matching effect of output impedance and stalk impedance we use an example. In this example, we investigate the circuit given in [4] a 30-stack inductive voltage adder. We assume the adder has one end shorted and the other end connected to a resistive load. Its parameters are listed in Table 1 . The simulation circuit is shown in Figure 8 . The simulation package used here is Microcap®.
First, we simulate the pulse waveform with a 50 Ω load resistor that matches the center stalk impedance. The results are shown in Figure 9 . Here, we used following notations: In this simulation, the waveform distortions due to impedance mismatch are evident in all traces of Figure 9 .
Next, we use the impedance estimation formula given in equation (11) and parameters in Table 1 
With a 100 Ω load resistor, the simulated pulse waveforms of the same inductive voltage adder are shown in Figure 10 . The comparison of two simulation results is given in Figure  11 .
It is easy to see that using impedance estimation formula given in this paper produces a clean and sharp pulse waveform at load.
This result also validates the merit to reduce stalk impedance [4] in order to better match pre-specified load impedance of 50 Ω and lessen the waveform distortions. For application demanding clean and fast pulse rise time and fall time, such as accelerator kicker systems, the assessment of parameters can be essential in project feasibility studies. 
IMPEDANCE ESTIMATION ACCURACY
To evaluate the accuracy of the estimation, we wrote a short script in MATLAB ® . This script calculates the output impedance of the inductive voltage adder derived from (4) with all components and the estimated output impedance using simplified method giving in equation (11) at each frequency of interest.
In Figure 12 , the blue trace is the output impedance of the circuit with all parameters included derived from (4) and the red trace is the estimated output impedance using simplified formula in (11).
One can see that over the frequency range of pulse operation, the estimated parameter based on simplified method matches well with the original output impedance of complex model. 
EXAMPLES OF PULSE RISE TIME ESTIMATION
An example can be given to illustrate the estimation of pulse rise time. Using parameters given in Table 1 
We performed a computer simulation of the circuit used in Example 1, and its load voltage pulse rising edge verses time is shown in Figure 13 . The pulse rise time of other stacks are also shown for illustration. Here, all switches are assumed to be ideal and closed simultaneously at 0.1 ns from time zero of simulation. The result of load voltage rise time shown in Figure 13 agrees with the estimation.
To illustrate the rise time and output voltage vs. the number of stacks, let us consider the single-ended inductive voltage adder given in Figure 8 and Table 1 with minor modification of number of stacks to be 10, 20, or 30. Apply equation (15) and equation (16) we can estimate pulse rise time and output voltage for 10-stack, 20-stack, and 30-stack, respectively. Estimation results are listed in Table 2 . Changing the inductive voltage adder in Figure 8 to a doubleended configuration with 100 Ω loads, and varying the number of stacks to be 10, 20, and 30, we can estimate outputs pulse rise time and outputs voltage by using equation (14) and equation (17). Estimation results are listed in Table 3 . The slight difference between two load voltage waveforms is due to nonsymmetrical structure of original single cell model.
CONCLUSION
The parameter estimation methods based on simplified circuit models presented in this paper are accurate and easy to use. As inductive voltage adder technology becomes popular, the design tools will be needed to help design and development process. In addition, a simplified model and estimation method will illustrate the design concept to customers in a clear form.
The approach presented here is aimed at applications of fast and ultra fast pulse generators, where pulse rise time, fall time, and pulse waveforms have to be precise.
For inductive voltage adder of slow rise time, the impedance matching is less important and the waveform distortion often hides in the rise time.
